

09/612260

**SELF-ALIGNED DOUBLE-GATE MOSFET BY SELECTIVE EPITAXY
AND SILICON WAFER BONDING TECHNIQUES**

ABSTRACT

A structure and method of manufacturing a double-gate integrated circuit
5 which includes forming a laminated structure having a channel layer and first
insulating layers on each side of the channel layer, forming openings in the
laminated structure, forming drain and source regions in the openings, removing
portions of the laminated structure to leave a first portion of the channel layer
exposed, forming a first gate dielectric layer on the channel layer, forming a first
10 gate electrode on the first gate dielectric layer, removing portions of the laminated
structure to leave a second portion of the channel layer exposed, forming a second
gate dielectric layer on the channel layer, forming a second gate electrode on the
second gate dielectric layer, doping the drain and source regions, using
self-aligned ion implantation, wherein the first gate electrode and the second gate
15 electrode are formed independent of each other.